Tag results found for "Digital Logic Design" in Files.
![](https://engineershub.in/profilepics/default/male4.png)
File
Akhil Kumar Lakum
3 years ago
B.Tech R16 II Year I Semester DIGITAL LOGIC DESIGN Examination May/June - 2019 (Common to CSE,IT)
B.Tech R16 II Year I Semester DIGITAL LOGIC DESIGN Examination Question Paper
Question Papers
6 Downloads
![](https://engineershub.in/profilepictures/41687/users/18886.jpg)
File
Arunbavu Arun
4 years ago
JNTUH B.Tech R15 II YEAR I SEMESTER DIGITAL LOGIC DESIGN EXAMINATION,November/December-2016(CSE)
JNTUH R15 B.Tech II YEAR I SEMESTER DIGITAL LOGIC DESIGN EXAMINATION, November/December-2016
Question Papers
2 Downloads
![](https://engineershub.in/profilepics/default/female1.png)
File
Sai Keerthana
5 years ago
JNTUH R13 B.TECH II YEAR I SEMESTER DIGITAL LOGIC DESIGN EXAMINATIONS MARCH - 2017 (Computer Science and Engineering)
DLD question paper R16
Question Papers
12 Downloads
![](https://engineershub.in/profilepics/default/female1.png)
File
Anjali Gurubani
5 years ago
Combinational Circuit : Analysis procedure,adders,subtrators,magnitude comparator,decoder,encoder,multiplexer,demultiplexer,code converters
Digital logic design
Subject Notes
15 Downloads
![](https://engineershub.in/profilepics/default/female1.png)
File
Anjali Gurubani
5 years ago
Memory : Introduction,RAM,ROM,PLA,PAL,sequential programmable devices, register transfer and micro-operations,arithmetic-logic-shift micro-operations,arithmetic logic shift unit
Digital logic design
Subject Notes
8 Downloads
![](https://engineershub.in/profilepics/default/female1.png)
File
Swetha Gajula
5 years ago
R16,2018 2 yr 1sem dld paper
Digital logic design
Question Papers
jpg
16 Downloads
![](https://engineershub.in/profilepics/default/male4.png)
File
Akhil Bonagiri
5 years ago
JNTUH R16 B.Tech II Year I Semester DIGITAL LOGIC DESIGN Examination November/December - 2018 ( Common to CSE,IT )
Digital Logic Design
Question Papers
jpg
7 Downloads
![](https://engineershub.in/profilepictures/35937/users/25919.jpg)
File
Imtiaz Begum
5 years ago
This ppt describes about register transfer and it's contents , microoperations and it's types.
Register transfer and microoperations
Seminars or Presentations
7 Downloads
![](https://engineershub.in/profilepictures/14220/users/38616.jpg)
File
Narayana Murthy Mettu
5 years ago
DLD, Minimization of Gate Level Functions, Combinational Circuit, Sequential Circuit, Memory.
Digital Logic Design Notes
Subject Notes
zip
111 Downloads
![](https://engineershub.in/profilepics/default/male4.png)
File
Poorna Chand Kotra
7 years ago
JNTUH R13 B.Tech II Year I Semester DIGITAL LOGIC DESIGN Examination March 2017 ( Computer Science and Engineering )
Digital Logic Design
Question Papers
2 Downloads
![](https://engineershub.in/profilepics/default/users.png)
File
Hacker Xlqr
7 years ago
STLD Study Material
Switching Theory and Logic Design
Subject College Notes
105 Downloads
![](https://engineershub.in/profilepics/default/female1.png)
File
Apoorva Reddy
8 years ago
JNTUH R13 B.Tech II Year I Semester DIGITAL LOGIC DESIGN Examination December - 2014 ( Computer Science and Engineering )
Digital Logic Design
Question Papers
508 Downloads
![](https://engineershub.in/profilepics/default/female1.png)
File
S.Vijaya Lakshmi
8 years ago
MID QUESTION PAPER R13 REGULATION
SWITCHING THEORY AND LOGIC DESIGN 1st Mid Paper
Question Papers
jpg
230 Downloads
![](https://engineershub.in/profilepictures/26/users/2008.png)
File
Mahish Dino
8 years ago
DLD(1st Unit) Class Notes
Digital Logic and Design 1st Unit
Subject College Notes
243 Downloads
Useful Files
Users Joined
Warning: Undefined variable $getUser in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
Warning: Trying to access array offset on value of type null in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
![](https://engineershub.in/profilepics/default/users.png)
mahek thakur
10 months ago
Warning: Undefined variable $getUser in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
Warning: Trying to access array offset on value of type null in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
![](https://engineershub.in/profilepics/default/users.png)
sowmya
10 months ago
Warning: Undefined variable $getUser in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
Warning: Trying to access array offset on value of type null in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
![](https://engineershub.in/profilepics/default/users.png)
biraja
11 months ago
Warning: Undefined variable $getUser in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
Warning: Trying to access array offset on value of type null in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
![](https://engineershub.in/profilepics/default/users.png)
Diana R
11 months ago
Warning: Undefined variable $getUser in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
Warning: Trying to access array offset on value of type null in /home/wolf.engineershub.in/public_html/engineershub/engineershub/themes/ehthree/layout/right-sidebar.phtml on line 56
![](https://engineershub.in/profilepics/default/users.png)
P Annapoorani
11 months ago
![](https://engineershub.in/themes/ehthree/images/loader.gif)
![EngineersHub Logo](https://engineershub.in/themes/ehthree/images/ehh.png)
x
Loading...